KRAVETS, P. I.; ZHEREBKO, V. A.; SHYMKOVYCH, V. M. Single neuron neural PID controller hardware-in-the-loop implementation method using FPGA. Visnyk of Vinnytsia Politechnical Institute, [S. l.], n. 3, p. 148–152, 2010. Disponível em: https://visnyk.vntu.edu.ua/index.php/visnyk/article/view/1447. Acesso em: 16 jul. 2024.