Implementation of the pipeline data processing on the threshold-adding device

Authors

  • A. S. Vasiura
  • L. M. Kupershtein

Keywords:

threshold-adding device, data processing, integrated circuit, perspective of using

Abstract

The pipeline processing process is considered, which is based on the algorithm of the threshold parallel adding of array numbers. The pipeline device structure for the threshold parallel data processing is proposed. The results of modeling device on the programmable logic integrated circuits are proponed. The perspective of using designed device in the neural processing is shown

Downloads

Abstract views: 94

Published

2010-11-12

How to Cite

[1]
A. S. Vasiura and L. M. Kupershtein, “Implementation of the pipeline data processing on the threshold-adding device”, Вісник ВПІ, no. 5, pp. 59–65, Nov. 2010.

Issue

No 5 (2004)

Section

Information technologies and computer sciences

Metrics

Downloads

Download data is not yet available.

License

Authors who publish with this journal agree to the following terms:

  • Authors retain copyright and grant the journal right of first publication.
  • Authors are able to enter into separate, additional contractual arrangements for the non-exclusive distribution of the journal's published version of the work (e.g., post it to an institutional repository or publish it in a book), with an acknowledgment of its initial publication in this journal.
  • Authors are permitted and encouraged to post their work online (e.g., in institutional repositories or on their website) prior to and during the submission process, as it can lead to productive exchanges, as well as earlier and greater citation of published work (See The Effect of Open Access).